FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/mqnic
History
Alex Forencich 756afbc13c fpga/mqnic/VCU1525: Generate fallback bitstreams 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2022-04-15 13:25:46 -07:00
..
ADM_PCIE_9V3
fpga/mqnic: Update designs to use port mapping modules
2022-04-13 01:37:10 -07:00
AU50
fpga/mqnic: Use correct clock frequencies in 25G testbenches
2022-04-13 20:20:01 -07:00
AU200
fpga/mqnic: Fix incorrect SLR in placement constraints
2022-04-14 11:51:10 -07:00
AU250
fpga/mqnic: Fix incorrect SLR in placement constraints
2022-04-14 11:51:10 -07:00
AU280
fpga/mqnic: Use correct clock frequencies in 25G testbenches
2022-04-13 20:20:01 -07:00
DNPCIe_40G_KU_LL_2QSFP/fpga
fpga/mqnic: Update designs to use port mapping modules
2022-04-13 01:37:10 -07:00
ExaNIC_X10/fpga
fpga/mqnic: Update designs to use port mapping modules
2022-04-13 01:37:10 -07:00
ExaNIC_X25/fpga_25g
fpga/mqnic: Update designs to use port mapping modules
2022-04-13 01:37:10 -07:00
fb2CG
fpga/mqnic: Update designs to use port mapping modules
2022-04-13 01:37:10 -07:00
NetFPGA_SUME/fpga
fpga/mqnic: Update designs to use port mapping modules
2022-04-13 01:37:10 -07:00
S10MX_DK/fpga_10g
fpga/mqnic: Update designs to use port mapping modules
2022-04-13 01:37:10 -07:00
VCU108/fpga_10g
fpga/mqnic: Update designs to use port mapping modules
2022-04-13 01:37:10 -07:00
VCU118
fpga/mqnic: Fix incorrect SLR in placement constraints
2022-04-14 11:51:10 -07:00
VCU1525
fpga/mqnic/VCU1525: Generate fallback bitstreams
2022-04-15 13:25:46 -07:00
ZCU106
fpga/mqnic: Update designs to use port mapping modules
2022-04-13 01:37:10 -07:00