FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/rtl
History
Alex Forencich 786e971f40 Remove separate memory read register (it causes ISE to crash, and is not necessary for URAM inference) 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2022-12-29 23:54:17 -08:00
..
arbiter.v
Rewrite resets
2022-05-13 12:57:41 -07:00
axis_adapter.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_arb_mux_wrap.py
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_arb_mux.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_async_fifo_adapter.v
Add option for output FIFO to improve pipelining and RAM inference for large FIFOs
2022-11-01 19:02:53 -07:00
axis_async_fifo.v
Remove separate memory read register (it causes ISE to crash, and is not necessary for URAM inference)
2022-12-29 23:54:17 -08:00
axis_broadcast_wrap.py
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_broadcast.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_cobs_decode.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_cobs_encode.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_crosspoint_wrap.py
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_crosspoint.v
Rewrite resets
2022-05-13 12:57:41 -07:00
axis_demux_wrap.py
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_demux.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_fifo_adapter.v
Add option for output FIFO to improve pipelining and RAM inference for large FIFOs
2022-11-01 19:02:53 -07:00
axis_fifo.v
Remove separate memory read register (it causes ISE to crash, and is not necessary for URAM inference)
2022-12-29 23:54:17 -08:00
axis_frame_join_wrap.py
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_frame_join.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_frame_len.v
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_frame_length_adjust_fifo.v
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_frame_length_adjust.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_ll_bridge.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_mux_wrap.py
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_mux.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_pipeline_fifo.v
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_pipeline_register.v
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_ram_switch_wrap.py
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_ram_switch.v
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_rate_limit.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_register.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_srl_fifo.v
Rewrite resets
2022-05-13 12:57:41 -07:00
axis_srl_register.v
Rewrite resets
2022-05-13 12:57:41 -07:00
axis_stat_counter.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
axis_switch_wrap.py
Round up default KEEP_WIDTH settings when DATA_WIDTH is not a multiple of 8
2022-03-30 16:02:17 -07:00
axis_switch.v
Rewrite resets
2022-05-13 12:57:41 -07:00
axis_tap.v
Revert change to early ready conditions for improved throughput
2022-09-18 12:07:11 -07:00
ll_axis_bridge.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
priority_encoder.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
sync_reset.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00