FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/tb
History
Alex Forencich 85b8231abf Add IO operations to bad ops test for pcie_axil_master_minimal
2021-10-03 11:47:45 -07:00
..
dma_client_axis_sink
Update testbenches
2021-04-15 23:30:14 -07:00
dma_client_axis_source
Update testbenches
2021-04-15 23:30:14 -07:00
dma_if_pcie_rd
Add PCIe DMA interface modules and testbenches
2021-08-04 01:02:48 -07:00
dma_if_pcie_us
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
dma_if_pcie_us_rd
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
dma_if_pcie_us_wr
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
dma_if_pcie_wr
Add PCIe DMA interface modules and testbenches
2021-08-04 01:02:48 -07:00
pcie_axi_master
Add PCIe AXI master modules and testbenches
2021-10-02 00:59:18 -07:00
pcie_axi_master_rd
Add PCIe AXI master modules and testbenches
2021-10-02 00:59:18 -07:00
pcie_axi_master_wr
Add PCIe AXI master modules and testbenches
2021-10-02 00:59:18 -07:00
pcie_axil_master
Update pcie_axil_master module to support arbitrary memory operations
2021-10-03 11:46:55 -07:00
pcie_axil_master_minimal
Add IO operations to bad ops test for pcie_axil_master_minimal
2021-10-03 11:47:45 -07:00
pcie_us_axi_dma
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
pcie_us_axi_dma_rd
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
pcie_us_axi_dma_wr
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
pcie_us_axi_master
Properly handle zero-length PCIe read and write operations
2021-07-24 01:13:25 -07:00
pcie_us_axi_master_rd
Properly handle zero-length PCIe read and write operations
2021-07-24 01:13:25 -07:00
pcie_us_axi_master_wr
Properly handle zero-length PCIe read and write operations
2021-07-24 01:13:25 -07:00
pcie_us_axil_master
Properly handle zero-length PCIe read and write operations
2021-07-24 01:13:25 -07:00
pcie_us_if
Connect RQ sequence number ports in pcie_us_if testbench
2021-08-11 19:53:28 -07:00
axi.py
Update AXI simulation model
2020-07-02 21:28:35 -07:00
axil.py
Add Ultascale PCIe AXI lite master module and testbenches
2018-09-25 21:09:20 -07:00
axis_ep.py
Add AXI stream endpoint model
2018-09-25 20:55:44 -07:00
dma_psdp_ram.py
Update testbenches
2021-04-15 23:30:14 -07:00
dma_ram.py
Add segmented DMA RAM simulation model
2019-10-08 15:14:32 -07:00
Makefile
Add cocotb testbenches
2020-12-19 14:10:57 -08:00
pcie_if.py
Update terminology, use byte_lanes instead of byte_width
2021-09-25 22:52:19 -07:00
pcie_us.py
Placeholder values for flow control credit outputs
2019-12-06 19:16:05 -08:00
pcie_usp.py
Placeholder values for flow control credit outputs
2019-12-06 19:16:05 -08:00
pcie.py
Improve BAR initialization
2020-07-24 22:54:55 -07:00
test_dma_client_axis_sink_128_64.py
Update python parameter computation to match verilog clog2
2019-11-24 00:01:33 -08:00
test_dma_client_axis_sink_128_64.v
Add AXI stream sink DMA client module and testbench
2019-10-12 22:35:57 -07:00
test_dma_client_axis_sink_512_64.py
Update python parameter computation to match verilog clog2
2019-11-24 00:01:33 -08:00
test_dma_client_axis_sink_512_64.v
Add AXI stream sink DMA client module and testbench
2019-10-12 22:35:57 -07:00
test_dma_client_axis_source_128_64.py
Update python parameter computation to match verilog clog2
2019-11-24 00:01:33 -08:00
test_dma_client_axis_source_128_64.v
Add AXI stream source DMA client module and testbench
2019-10-12 22:34:15 -07:00
test_dma_client_axis_source_512_64.py
Update python parameter computation to match verilog clog2
2019-11-24 00:01:33 -08:00
test_dma_client_axis_source_512_64.v
Add AXI stream source DMA client module and testbench
2019-10-12 22:34:15 -07:00
test_dma_if_pcie_us_256.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_256.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_rd_64.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_rd_64.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_rd_128.py
Remove extraneous character
2019-12-07 14:36:32 -08:00
test_dma_if_pcie_us_rd_128.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_rd_256.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_rd_256.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_rd_512.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_rd_512.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_wr_64.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_wr_64.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_wr_128.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_wr_128.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_wr_256.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_wr_256.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_wr_512.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_dma_if_pcie_us_wr_512.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_256.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_256.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_rd_64.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_rd_64.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_rd_128.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_rd_128.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_rd_256.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_rd_256.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_rd_512.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_rd_512.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_wr_64.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_wr_64.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_wr_128.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_wr_128.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_wr_256.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_wr_256.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_wr_512.py
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_dma_wr_512.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
test_pcie_us_axi_master_64.py
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_64.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_128.py
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_128.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_256.py
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_256.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_rd_64.py
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_rd_64.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_rd_128.py
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_rd_128.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_rd_256.py
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_rd_256.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_rd_512.py
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
test_pcie_us_axi_master_rd_512.v
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
test_pcie_us_axi_master_wr_64.py
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_wr_64.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_wr_128.py
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_wr_128.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_wr_256.py
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_wr_256.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axi_master_wr_512.py
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
test_pcie_us_axi_master_wr_512.v
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
test_pcie_us_axil_master_64.py
Add USPcieFrame intermediate format
2019-10-12 18:01:39 -07:00
test_pcie_us_axil_master_64.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axil_master_128.py
Add USPcieFrame intermediate format
2019-10-12 18:01:39 -07:00
test_pcie_us_axil_master_128.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axil_master_256.py
Add USPcieFrame intermediate format
2019-10-12 18:01:39 -07:00
test_pcie_us_axil_master_256.v
Parametrize tuser signal widths
2019-09-26 23:30:03 -07:00
test_pcie_us_axil_master_512.py
Update AXI lite master module to support 512 bit interface
2019-10-14 15:58:38 -07:00
test_pcie_us_axil_master_512.v
Update AXI lite master module to support 512 bit interface
2019-10-14 15:58:38 -07:00
test_pcie_us.py
Add USPcieFrame intermediate format
2019-10-12 18:01:39 -07:00
test_pcie_usp.py
Add USPcieFrame intermediate format
2019-10-12 18:01:39 -07:00
test_pcie.py
Don't use traceSignals
2019-07-14 21:45:10 -07:00