FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
24 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Alex Forencich 918ef8f76c Add AXI async FIFO and testbench
2014-11-08 00:23:23 -08:00
rtl
Add AXI async FIFO and testbench
2014-11-08 00:23:23 -08:00
tb
Add AXI async FIFO and testbench
2014-11-08 00:23:23 -08:00
.gitignore
Initial commit
2014-09-13 21:17:57 -07:00
.travis.yml
Add .travis.yml
2014-11-05 16:22:09 -08:00
AUTHORS
Initial commit
2014-09-13 21:17:57 -07:00
COPYING
Initial commit
2014-09-13 21:17:57 -07:00
README
Update readme
2014-11-05 16:19:00 -08:00

README 

Verilog AXI Stream components
Description
No description provided
Readme BSD-2-Clause-Views 707 MiB
Languages
Verilog 45.9%
Python 22.2%
Tcl 19.7%
Makefile 8.3%
C 3.7%
Other 0.2%