This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
corundum
Watch
1
Star
0
Fork
0
You've already forked corundum
mirror of
https://github.com/corundum/corundum.git
synced
2025-02-06 08:38:23 +08:00
Code
Issues
Projects
Releases
Wiki
Activity
corundum
/
fpga
/
mqnic
/
AU50
/
fpga_10g
/
rtl
History
Alex Forencich
91edbbf3dc
Rename port and interface modules
2020-11-26 15:05:59 -08:00
..
common
Add 10G mqnic design for Alveo U50
2020-07-17 01:44:28 -07:00
fpga_core.v
Rename port and interface modules
2020-11-26 15:05:59 -08:00
fpga.v
Add extra output register for flash interface to improve routability and timing
2020-10-08 19:22:28 -07:00
sync_signal.v
Add 10G mqnic design for Alveo U50
2020-07-17 01:44:28 -07:00
