FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/common
History
Alex Forencich 99645f894e Use shallow async FIFOs 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-08-17 02:00:12 -07:00
..
rtl
Use shallow async FIFOs
2023-08-17 02:00:12 -07:00
syn/vivado
fpga/common: Fix GT wrapper timing constraints when DRP interface is tied off
2023-07-17 18:43:07 -07:00
tb
Consolidate CQs
2023-07-10 17:52:34 -07:00
lib
Add symlink
2019-08-11 00:33:22 -07:00