FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/mqnic/AU280/fpga_10g/rtl
History
Alex Forencich d0b19efce5 Reconcile PCIe changes
2021-03-01 00:25:15 -08:00
..
common
Add 10G mqnic design for Alveo U280
2020-07-12 11:33:18 -07:00
fpga_core.v
Reconcile PCIe changes
2021-03-01 00:25:15 -08:00
fpga.v
Add CMS IP to all Alveo designs
2021-01-31 14:17:49 -08:00
sync_signal.v
Add 10G mqnic design for Alveo U280
2020-07-12 11:33:18 -07:00