FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/rtl
History
Alex Forencich a78674c06a Refactor TLP header and tuser computation
2021-02-14 11:16:25 -08:00
..
arbiter.v
Add priority encoder and arbiter modules
2018-10-29 17:55:47 -07:00
axis_arb_mux.v
Update axis_arb_mux
2019-07-24 17:52:53 -07:00
dma_client_axis_sink.v
Fix AXI stream DMA client bug causing dropped writes when widths are the same
2020-08-06 21:32:10 -07:00
dma_client_axis_source.v
Ensure output FIFOs use distributed RAM
2021-02-11 00:14:36 -08:00
dma_if_mux_rd.v
Add DMA interface mux modules
2019-10-12 23:08:21 -07:00
dma_if_mux_wr.v
Reorganize
2019-12-02 15:27:27 -08:00
dma_if_mux.v
Add DMA interface mux modules
2019-10-12 23:08:21 -07:00
dma_if_pcie_us_rd.v
Refactor TLP header and tuser computation
2021-02-14 11:16:25 -08:00
dma_if_pcie_us_wr.v
Refactor TLP header and tuser computation
2021-02-14 11:16:25 -08:00
dma_if_pcie_us.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
dma_psdpram_async.v
Add wr_done output to DMA RAMs
2021-02-07 23:47:46 -08:00
dma_psdpram.v
Add wr_done output to DMA RAMs
2021-02-07 23:47:46 -08:00
pcie_axi_dma_desc_mux.v
Include instance names in error messages
2019-07-25 16:38:54 -07:00
pcie_tag_manager.v
Include instance names in error messages
2019-07-25 16:38:54 -07:00
pcie_us_axi_dma_rd.v
Refactor TLP header and tuser computation
2021-02-14 11:16:25 -08:00
pcie_us_axi_dma_wr.v
Refactor TLP header and tuser computation
2021-02-14 11:16:25 -08:00
pcie_us_axi_dma.v
Add credit-based flow control to DMA cores
2019-12-06 23:24:36 -08:00
pcie_us_axi_master_rd.v
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
pcie_us_axi_master_wr.v
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
pcie_us_axi_master.v
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
pcie_us_axil_master.v
Update AXI lite master module to support 512 bit interface
2019-10-14 15:58:38 -07:00
pcie_us_axis_cq_demux.v
Properly name registers, CQ demux bug fix
2020-12-19 14:09:56 -08:00
pcie_us_axis_rc_demux.v
Update demux modules to support 512 bit interface
2019-10-14 16:01:38 -07:00
pcie_us_cfg.v
Add pcie_us_cfg module
2019-07-13 10:24:25 -07:00
pcie_us_msi.v
Fix MSI wrapper
2019-03-27 17:42:37 -07:00
priority_encoder.v
Rewrite priority encoder to remove recusive construction
2020-08-17 18:30:40 -07:00
pulse_merge.v
Add pulse merge module
2018-10-23 21:11:31 -07:00