FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/mqnic/XUPP3R/fpga_25g/README.md
Alex Forencich 1ffbd2d8d3 mqnic/fpga/XUPP3R: Add 10G, 25G, and 100G mqnic designs for BittWare XUP-P3R board 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2022-04-16 12:33:50 -07:00

592 B
Raw Blame History

Corundum mqnic for XUP-P3R

Introduction

This design targets the BittWare XUP-P3R FPGA board.

  • FPGA: xcvu9p-flgb2104-2-e
  • PHY: 10G BASE-R PHY IP core and internal GTY transceiver

How to build

Run make to build. Ensure that the Xilinx Vivado toolchain components are in PATH.

Run make to build the driver. Ensure the headers for the running kernel are installed, otherwise the driver cannot be compiled.

How to test

Run make program to program the XUP-P3R board with Vivado. Then load the driver with insmod mqnic.ko. Check dmesg for output from driver initialization.