FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/common/rtl
History
Alex Forencich c00a53155d Fix alignment
2021-09-07 01:38:09 -07:00
..
cmac_pad.v
Fix cmac_pad frame truncation bug
2020-04-22 23:23:34 -07:00
cpl_op_mux.v
Remove string parameters
2021-06-02 18:18:23 -07:00
cpl_queue_manager.v
Limit queue manager pipelines to a single AXI lite operation
2021-09-05 12:46:56 -07:00
cpl_write.v
Update designs for PCIe module changes
2021-08-02 23:04:52 -07:00
desc_fetch.v
Update designs for PCIe module changes
2021-08-02 23:04:52 -07:00
desc_op_mux.v
Remove string parameters
2021-06-02 18:18:23 -07:00
event_mux.v
Remove string parameters
2021-06-02 18:18:23 -07:00
mqnic_core_pcie_us.v
Fix alignment
2021-09-07 01:38:09 -07:00
mqnic_core_pcie.v
Fix alignment
2021-09-07 01:38:09 -07:00
mqnic_core.v
More descriptive parameter and signal names for AXI lite control connections
2021-09-07 01:35:15 -07:00
mqnic_interface.v
Register interrupt signal
2021-09-01 13:14:02 -07:00
mqnic_port.v
Reorganize address space to place port registers in interface register space
2021-08-30 01:29:25 -07:00
mqnic_ptp_clock.v
Add new PTP subsystem
2021-08-31 01:39:19 -07:00
mqnic_ptp_perout.v
Add new PTP subsystem
2021-08-31 01:39:19 -07:00
mqnic_ptp.v
Add new PTP subsystem
2021-08-31 01:39:19 -07:00
mqnic_tx_scheduler_block_rr_tdma.v
Add scheduler block
2021-08-30 01:28:55 -07:00
mqnic_tx_scheduler_block_rr.v
Add scheduler block
2021-08-30 01:28:55 -07:00
queue_manager.v
Limit queue manager pipelines to a single AXI lite operation
2021-09-05 12:46:56 -07:00
rx_checksum.v
Parametrize checksum offload
2019-11-13 23:49:50 -08:00
rx_engine.v
Update designs for PCIe module changes
2021-08-02 23:04:52 -07:00
rx_hash.v
Add rx_hash module and testbenches
2019-12-05 13:47:07 -08:00
stats_collect.v
Add statistics collection modules
2021-09-05 18:28:37 -07:00
stats_counter.v
Add statistics collection modules
2021-09-05 18:28:37 -07:00
stats_dma_if_pcie.v
Add statistics collection modules
2021-09-05 18:28:37 -07:00
stats_dma_latency.v
Add statistics collection modules
2021-09-05 18:28:37 -07:00
stats_pcie_if.v
Add statistics collection modules
2021-09-05 18:28:37 -07:00
stats_pcie_tlp.v
Add statistics collection modules
2021-09-05 18:28:37 -07:00
tdma_ber_ch.v
Parameter updates and documentation
2019-07-27 23:47:46 -07:00
tdma_ber.v
Parameter updates and documentation
2019-07-27 23:47:46 -07:00
tdma_scheduler.v
Update TDMA scheduler to generate status signals and avoid producing runt outputs
2019-11-05 16:55:19 -08:00
tx_checksum.v
Fix backpressure bug in TX checksum module
2020-12-12 21:51:54 -08:00
tx_engine.v
Update designs for PCIe module changes
2021-08-02 23:04:52 -07:00
tx_scheduler_ctrl_tdma.v
Add tx_scheduler_ctrl_tdma module
2019-11-05 18:24:22 -08:00
tx_scheduler_rr.v
Rename parameter
2021-08-30 01:27:53 -07:00