FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/rtl
History
Alex Forencich c044898ec4 One AXI read burst per completion TLP
2021-10-01 00:20:29 -07:00
..
arbiter.v
Remove string parameters
2021-06-02 17:05:29 -07:00
axis_arb_mux.v
Remove string parameters
2021-06-02 17:05:29 -07:00
dma_client_axis_sink.v
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
dma_client_axis_source.v
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
dma_if_desc_mux.v
Rework DMA desc status demux to fix X issue at t=0
2021-09-09 00:58:48 -07:00
dma_if_mux_rd.v
Use new modules in dma_if_mux modules
2021-08-16 18:04:38 -07:00
dma_if_mux_wr.v
Use new modules in dma_if_mux modules
2021-08-16 18:04:38 -07:00
dma_if_mux.v
Use new modules in dma_if_mux modules
2021-08-16 18:04:38 -07:00
dma_if_pcie_rd.v
Refactor check
2021-09-05 15:30:37 -07:00
dma_if_pcie_us_rd.v
Refactor check
2021-09-05 15:30:37 -07:00
dma_if_pcie_us_wr.v
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
dma_if_pcie_us.v
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
dma_if_pcie_wr.v
Add statistics outputs to DMA interface
2021-09-05 15:29:56 -07:00
dma_if_pcie.v
Add statistics outputs to DMA interface
2021-09-05 15:29:56 -07:00
dma_psdpram_async.v
Add wr_done output to DMA RAMs
2021-02-07 23:47:46 -08:00
dma_psdpram.v
Add wr_done output to DMA RAMs
2021-02-07 23:47:46 -08:00
dma_ram_demux_rd.v
Add DMA RAM demux modules
2021-08-16 18:03:38 -07:00
dma_ram_demux_wr.v
Add DMA RAM demux modules
2021-08-16 18:03:38 -07:00
dma_ram_demux.v
Add DMA RAM demux modules
2021-08-16 18:03:38 -07:00
pcie_axi_dma_desc_mux.v
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
pcie_axil_master_minimal.v
Copy pcie_axil_master as pcie_axil_master_minimal
2021-09-30 22:38:28 -07:00
pcie_axil_master.v
Hold read completions until pending writes complete
2021-09-25 00:46:55 -07:00
pcie_tlp_demux_bar.v
Add TLP mux and demux modules
2021-09-08 10:04:38 -07:00
pcie_tlp_demux.v
Add TLP mux and demux modules
2021-09-08 10:04:38 -07:00
pcie_tlp_mux.v
Add TLP mux and demux modules
2021-09-08 10:04:38 -07:00
pcie_us_axi_dma_rd.v
Refactor check
2021-09-05 15:30:37 -07:00
pcie_us_axi_dma_wr.v
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
pcie_us_axi_dma.v
Add error reporting to DMA modules
2021-08-02 17:24:00 -07:00
pcie_us_axi_master_rd.v
One AXI read burst per completion TLP
2021-10-01 00:20:29 -07:00
pcie_us_axi_master_wr.v
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
pcie_us_axi_master.v
Update AXI master modules to support 512 bit interface
2019-10-14 16:20:46 -07:00
pcie_us_axil_master.v
AT is reserved in completions
2021-08-06 01:49:47 -07:00
pcie_us_axis_cq_demux.v
Properly name registers, CQ demux bug fix
2020-12-19 14:09:56 -08:00
pcie_us_axis_rc_demux.v
Update demux modules to support 512 bit interface
2019-10-14 16:01:38 -07:00
pcie_us_cfg.v
Add pcie_us_cfg module
2019-07-13 10:24:25 -07:00
pcie_us_if_cc.v
Add PCIe interface shim for Xilinx UltraScale
2021-08-04 01:03:31 -07:00
pcie_us_if_cq.v
Add PCIe interface shim for Xilinx UltraScale
2021-08-04 01:03:31 -07:00
pcie_us_if_rc.v
Add PCIe interface shim for Xilinx UltraScale
2021-08-04 01:03:31 -07:00
pcie_us_if_rq.v
Add PCIe interface shim for Xilinx UltraScale
2021-08-04 01:03:31 -07:00
pcie_us_if.v
Add flow control signals to pcie_us_if
2021-08-11 19:37:51 -07:00
pcie_us_msi.v
Remove string parameters
2021-06-02 17:05:29 -07:00
priority_encoder.v
Remove string parameters
2021-06-02 17:05:29 -07:00
pulse_merge.v
Add pulse merge module
2018-10-23 21:11:31 -07:00