mirror of
https://github.com/corundum/corundum.git
synced 2025-01-16 08:12:53 +08:00
62 lines
1.7 KiB
Verilog
62 lines
1.7 KiB
Verilog
/*
|
|
|
|
Copyright (c) 2014-2020 Alex Forencich
|
|
|
|
Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
of this software and associated documentation files (the "Software"), to deal
|
|
in the Software without restriction, including without limitation the rights
|
|
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
copies of the Software, and to permit persons to whom the Software is
|
|
furnished to do so, subject to the following conditions:
|
|
|
|
The above copyright notice and this permission notice shall be included in
|
|
all copies or substantial portions of the Software.
|
|
|
|
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY
|
|
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
// Language: Verilog-2001
|
|
|
|
`resetall
|
|
`timescale 1ns / 1ps
|
|
`default_nettype none
|
|
|
|
/*
|
|
* Synchronizes an active-high asynchronous reset signal to a given clock by
|
|
* using a pipeline of N registers.
|
|
*/
|
|
module sync_reset #
|
|
(
|
|
// depth of synchronizer
|
|
parameter N = 2
|
|
)
|
|
(
|
|
input wire clk,
|
|
input wire rst,
|
|
output wire out
|
|
);
|
|
|
|
(* srl_style = "register" *)
|
|
reg [N-1:0] sync_reg = {N{1'b1}};
|
|
|
|
assign out = sync_reg[N-1];
|
|
|
|
always @(posedge clk or posedge rst) begin
|
|
if (rst) begin
|
|
sync_reg <= {N{1'b1}};
|
|
end else begin
|
|
sync_reg <= {sync_reg[N-2:0], 1'b0};
|
|
end
|
|
end
|
|
|
|
endmodule
|
|
|
|
`resetall
|