FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/mqnic/AU50/fpga_10g/rtl
History
Alex Forencich c8f5bb235c Remove extraneous clock connections
2020-08-19 18:33:41 -07:00
..
common
Add 10G mqnic design for Alveo U50
2020-07-17 01:44:28 -07:00
fpga_core.v
Remove extraneous clock connections
2020-08-19 18:33:41 -07:00
fpga.v
Remove extraneous clock connections
2020-08-19 18:33:41 -07:00
sync_signal.v
Add 10G mqnic design for Alveo U50
2020-07-17 01:44:28 -07:00