FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-02-06 08:38:23 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/common/syn/vivado
History
Alex Forencich 9963674c61 Add flow control 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-09-09 19:01:36 -07:00
..
cmac_gty_ch_wrapper.tcl
fpga/common: Fix GT wrapper timing constraints when DRP interface is tied off
2023-07-17 18:43:07 -07:00
cmac_gty_wrapper.tcl
Use SPDX
2023-06-26 11:44:57 -07:00
eth_xcvr_phy_10g_gty_wrapper.tcl
fpga/common: Fix GT wrapper timing constraints when DRP interface is tied off
2023-07-17 18:43:07 -07:00
led_sreg_driver.tcl
fpga: Move led_sreg_driver into common
2023-04-27 14:12:42 -07:00
mqnic_port.tcl
Add flow control
2023-09-09 19:01:36 -07:00
mqnic_ptp_clock.tcl
Use SPDX
2023-06-26 11:44:57 -07:00
mqnic_rb_clk_info.tcl
Use SPDX
2023-06-26 11:44:57 -07:00
rb_drp.tcl
Use SPDX
2023-06-26 11:44:57 -07:00
tdma_ber_ch.tcl
fpga/common/syn: Fix TDMA BER channel timing constraints
2023-09-09 18:58:30 -07:00