mirror of
https://github.com/corundum/corundum.git
synced 2025-01-16 08:12:53 +08:00
5 lines
193 B
Tcl
5 lines
193 B
Tcl
# Timing constraints for FPGA boot logic
|
|
|
|
set_property ASYNC_REG TRUE [get_cells "fpga_boot_sync_reg_0_reg fpga_boot_sync_reg_1_reg"]
|
|
set_false_path -to [get_pins "fpga_boot_sync_reg_0_reg/D"]
|