FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-02-06 08:38:23 +08:00
Code Issues Projects Releases Wiki Activity
corundum/fpga/common
History
Alex Forencich 223c6c020d fpga/common: Add DRAM/HBM to core testbenches 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-03-27 18:12:50 -07:00
..
rtl
fpga/common: Add extra non-ASYNC_REG registers on transceiver resets to permit replication
2023-02-24 21:34:42 -08:00
syn/vivado
Use false path constraints for status signals that change infrequently
2023-01-17 14:25:30 -08:00
tb
fpga/common: Add DRAM/HBM to core testbenches
2023-03-27 18:12:50 -07:00
lib
Add symlink
2019-08-11 00:33:22 -07:00