FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-30 08:32:52 +08:00
Code Issues Projects Releases Wiki Activity
corundum/example/VCU118/fpga_10g/rtl
History
Alex Forencich e120a85607 Use correct clock
2019-03-28 17:56:55 -07:00
..
debounce_switch.v
Add VCU118 10G example design
2018-06-13 19:30:07 -07:00
fpga_core.v
Update example designs
2018-11-08 09:20:33 -08:00
fpga.v
Use correct clock
2019-03-28 17:56:55 -07:00
mdio_master.v
Add VCU118 10G example design
2018-06-13 19:30:07 -07:00
sync_reset.v
Add VCU118 10G example design
2018-06-13 19:30:07 -07:00
sync_signal.v
Add VCU118 10G example design
2018-06-13 19:30:07 -07:00