FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/rtl
History
Alex Forencich e4b4762474 Handle some zero-valued signal width settings
2021-11-29 00:33:38 -08:00
..
arbiter.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_adapter.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_arb_mux_wrap.py
Add UPDATE_TID parameter to set MSBs of tid based on source port
2021-11-28 16:25:35 -08:00
axis_arb_mux.v
Handle some zero-valued signal width settings
2021-11-29 00:33:38 -08:00
axis_async_fifo_adapter.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_async_fifo.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 20:22:47 -07:00
axis_broadcast_wrap.py
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_broadcast.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_cobs_decode.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_cobs_encode.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_crosspoint_wrap.py
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_crosspoint.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_demux_wrap.py
Add support to demux for routing by tdest
2021-11-28 23:09:10 -08:00
axis_demux.v
Handle some zero-valued signal width settings
2021-11-29 00:33:38 -08:00
axis_fifo_adapter.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_fifo.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 20:22:47 -07:00
axis_frame_join_wrap.py
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_frame_join.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_frame_len.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_frame_length_adjust_fifo.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_frame_length_adjust.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_ll_bridge.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_mux_wrap.py
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_mux.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_pipeline_fifo.v
Add attributes to RAMs for proper synthesis in Quartus
2021-11-02 20:22:47 -07:00
axis_pipeline_register.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_ram_switch_wrap.py
Add UPDATE_TID parameter to set MSBs of tid based on source port
2021-11-28 16:25:35 -08:00
axis_ram_switch.v
Handle some zero-valued signal width settings
2021-11-29 00:33:38 -08:00
axis_rate_limit.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_register.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_srl_fifo.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_srl_register.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_stat_counter.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
axis_switch_wrap.py
Add UPDATE_TID parameter to set MSBs of tid based on source port
2021-11-28 16:25:35 -08:00
axis_switch.v
Handle some zero-valued signal width settings
2021-11-29 00:33:38 -08:00
axis_tap.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
ll_axis_bridge.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
priority_encoder.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00
sync_reset.v
Add default_nettype none and resetall directives
2021-10-20 15:33:38 -07:00