FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/example/S10MX_DK/fpga_10g
History
Alex Forencich c65161e696 Remove recursively-expanded macros for module parameters in makefiles 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-02-17 16:04:16 -08:00
..
common
Add Stratix 10 MX 10G example design
2021-05-18 19:16:30 -07:00
fpga_1sm21b
Update makefiles
2021-10-20 17:21:58 -07:00
fpga_1sm21c
Update makefiles
2021-10-20 17:21:58 -07:00
ip
Add Stratix 10 MX 10G example design
2021-05-18 19:16:30 -07:00
lib
Add Stratix 10 MX 10G example design
2021-05-18 19:16:30 -07:00
rtl
Reorganize PHY instances
2021-11-02 23:30:48 -07:00
tb/fpga_core
Remove recursively-expanded macros for module parameters in makefiles
2023-02-17 16:04:16 -08:00
fpga.qsf
Update QSF/SDC files
2021-11-02 23:30:06 -07:00
fpga.sdc
Update QSF/SDC files
2021-11-02 23:30:06 -07:00
README.md
Add Stratix 10 MX 10G example design
2021-05-18 19:16:30 -07:00

README.md

Verilog Ethernet Stratix 10 MX Example Design

Introduction

This example design targets the Intel Stratix 10 MX FPGA development board.

The design by default listens to UDP port 1234 at IP address 192.168.1.128 and will echo back any packets received. The design will also respond correctly to ARP requests.

  • FPGA: 1SM21BHU2F53E1VG (8 GB HBM2) or 1SM21CHU1F53E1VG (16 GB HBM2)
  • PHY: Transceiver in 10G BASE-R native mode

How to build

Run make to build. Ensure that the Intel Quartus Prime Pro toolchain components are in PATH.

How to test

Run make program to program the board with the Intel software. Then run

netcat -u 192.168.1.128 1234

to open a UDP connection to port 1234. Any text entered into netcat will be echoed back after pressing enter.

It is also possible to use hping to test the design by running

hping 192.168.1.128 -2 -p 1234 -d 1024