FPGA/corundum
1
0
Fork 0
mirror of https://github.com/corundum/corundum.git synced 2025-01-16 08:12:53 +08:00
Code Issues Projects Releases Wiki Activity
corundum/syn
History
Alex Forencich 70cc19ff15 Add MAC control layer to core 1G and 10G MAC modules 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
2023-07-23 22:24:42 -07:00
..
quartus
Reorganize timing constraints
2021-05-18 16:15:41 -07:00
quartus_pro
Add timing constraints for Quartus Prime Pro
2021-05-18 18:30:33 -07:00
vivado
Add MAC control layer to core 1G and 10G MAC modules
2023-07-23 22:24:42 -07:00