1
0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
myhdl/cosimulation/test/test_inc.py

90 lines
2.0 KiB
Python
Raw Normal View History

2003-04-24 19:24:37 +00:00
from __future__ import generators
import unittest
from unittest import TestCase
2003-05-07 16:52:57 +00:00
import random
2003-04-24 19:24:37 +00:00
from random import randrange
2003-05-07 16:52:57 +00:00
random.seed(2)
2003-04-24 19:24:37 +00:00
2003-07-07 21:37:58 +00:00
#import psyco
#psyco.profile()
2003-04-24 19:24:37 +00:00
from myhdl import Simulation, StopSimulation, Signal, \
2003-05-07 16:52:57 +00:00
delay, intbv, negedge, posedge, now
2003-04-24 19:24:37 +00:00
from inc import inc
ACTIVE_LOW, INACTIVE_HIGH = 0, 1
class TestInc(TestCase):
2003-05-12 16:57:17 +00:00
def clockGen(self, clock):
while 1:
yield delay(10)
clock.next = not clock
def stimulus(self, enable, clock, reset):
reset.next = ACTIVE_LOW
yield negedge(clock)
reset.next = INACTIVE_HIGH
2003-06-02 14:38:03 +00:00
for i in range(1000):
2003-05-12 16:57:17 +00:00
enable.next = min(1, randrange(5))
yield negedge(clock)
raise StopSimulation
def check(self, count, enable, clock, reset, n):
expect = 0
yield posedge(reset)
self.assertEqual(count, expect)
while 1:
yield posedge(clock)
if enable:
expect = (expect + 1) % n
yield delay(1)
# print "%d count %s expect %s" % (now(), count, expect)
self.assertEqual(count, expect)
2003-05-09 21:11:41 +00:00
def bench(self):
2003-04-24 19:24:37 +00:00
n = 253
count, enable, clock, reset = [Signal(intbv(0)) for i in range(4)]
INC_1 = inc(count, enable, clock, reset, n=n)
2003-05-12 16:57:17 +00:00
CLK_1 = self.clockGen(clock)
ST_1 = self.stimulus(enable, clock, reset)
CH_1 = self.check(count, enable, clock, reset, n=n)
sim = Simulation(INC_1, CLK_1, ST_1, CH_1)
2003-05-09 21:11:41 +00:00
return sim
def test1(self):
""" Check increment operation """
sim = self.bench()
sim.run(quiet=1)
2003-06-02 14:38:03 +00:00
def test2(self):
2003-05-09 21:11:41 +00:00
""" Check increment operation with suspended simulation runs """
sim = self.bench()
while sim.run(duration=randrange(1, 6), quiet=1):
pass
2003-04-24 19:24:37 +00:00
if __name__ == '__main__':
unittest.main()