1
0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
myhdl/.gitignore

44 lines
356 B
Plaintext
Raw Normal View History

2015-02-25 19:56:56 -08:00
# General
*~
*.swp
*.out
2016-03-03 17:07:05 +05:30
*.coverage
2015-02-25 19:56:56 -08:00
build/
2016-03-05 10:06:59 +01:00
.cache
2016-05-10 14:09:01 +02:00
.style.yapf
2015-02-25 19:56:56 -08:00
# Python
*.py[cod]
__pycache__/
*egg-info/
dist/
.tox
2015-02-25 19:56:56 -08:00
# Cosim
*.o
*.vpi
2015-04-23 10:55:50 -04:00
*.so
2015-02-25 19:56:56 -08:00
# Simulator generated files
*.vcd
modelsim.ini
transcript
*.log
work/
work_nvc/
2015-02-25 19:56:56 -08:00
work_vlog/
work_vcom/
*.wlf
# Test artifacts
myhdl/**/*.v
myhdl/**/*.vhd
# Pycharm ide junk
.idea/
/.pytest_cache/
Update makeflow (#396) * Clean up verify convert warnings * Rewrote test and remove Xfail, test is passing now (is it supposed to fail?) * Rewrote test and remove Xfail, test is passing now (is it supposed to fail?) * Fixed all tests to handle the analyze/verify deprecation * Fixed to catch the correct error, List of signals as a port is not supported * Add a way to search for and add myhdl.vpi * Add explict test to check for deprecation case * Change warning from UserWarning (which is the default) to DeprecationWarning * Change test operation from script to makefile * No longer use travis * Add some ANSI colored logging * Fixed test to look for DeprecationWarning * Add lining step * Add linting step * Add linting step * Remove matrix step * Add work/ to clean list * Hide echo commands in window * The word test is reserved in pytest only for tests, doen't use it for any thing else, like blocks * Add myhdl.vpi to clean * Mark these tests as xfail, for now, * Fix and unmark xfail 2 tests * Add black support * Remove python2 only testing * Need to relook at this test, it performs differently for verilog and vhdl * Add RTL files to the list * Need to relook at this test, it performs differently for verilog and vhdl * Upgrade to DeprecationWarnings * Initial checkin with passing flow for new convert VHDL/Verilog, there are a few xfail tests that need to be debugged * Add more examples for the Deprecation cases, toVHDL and toVerilog * Fix deprecations catching * Fix pytest to use pytest.ini * Add pypi release steps * Fix intbv error * Fix indent * Update to do a release * Add checkout to step * Update Python versions * Add dependancy on tag on push
2022-12-17 12:21:08 +00:00
*.hex
*.vhd
*.v