FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

fix typo on structure doc (#365)

Browse Source
This commit is contained in:
Rafael Corsi 2022-04-26 12:51:15 -03:00 committed by GitHub
parent cf8e4423a7
commit 0247603e82
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/source/manual/structure.rst
View File

@ -155,7 +155,7 @@ code, but shadow signals can do this automatically. For
example, we can construct a ``request_vector`` as a example, we can construct a ``request_vector`` as a
:class:`ConcatSignal` object:: :class:`ConcatSignal` object::
request_vector = ConcatSignal(*reversed(request_list) request_vector = ConcatSignal(*reversed(request_list))
Note that we reverse the list first. This is done because the index range Note that we reverse the list first. This is done because the index range
of lists is the inverse of the range of :class:`intbv` bit vectors. of lists is the inverse of the range of :class:`intbv` bit vectors.