FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

wording

Browse Source
This commit is contained in:
jand 2003-07-30 11:56:28 +00:00
parent 5c820c647e
commit 028c95dfda
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
doc/html/myabout.dat
View File

@ -24,7 +24,7 @@
</p>
<p> Jan Decaluwe reused the Python documentation flow to generate
the MyHDL manual as much as he could; his sincere thanks and
the MyHDL documentation as much as he could; his sincere thanks and
appreciation go out to all who contributed to this flow and
made this part of his life so much easier.
</p>

4
doc/whatsnew03/whatsnew03.tex
View File

@ -140,8 +140,8 @@ semantics.
\myhdl\ 0.3 provides a function called \function{always_comb()} which
is named and modeled after the SystemVerilog counterpart.
\function{always_comb()} takes a single classic function as its
argument. This function should be locally defined and specifies what
should happen when one of its input signal
argument. This function should be a locally defined function that
specifies what should happen when one of its input signals
changes. \function{always_comb()} returns a generator that is
sensitive to all inputs, and that will run the function whenever an
input changes.