FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

fixed mistake where I replaced filename with name

Browse Source
This commit is contained in:
Marcel Hellwig 2016-01-31 01:10:05 +01:00
parent cff6f1e54e
commit 04b9935626
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/_traceSignals.py
View File

@ -97,7 +97,7 @@ class _TraceSignalsClass(object):
filename = str(self.filename) filename = str(self.filename)
h = _HierExtr(name, dut, *args, **kwargs) h = _HierExtr(name, dut, *args, **kwargs)
vcdpath = os.path.join(directory, name + ".vcd") vcdpath = os.path.join(directory, filename + ".vcd")
if path.exists(vcdpath): if path.exists(vcdpath):
backup = vcdpath + '.' + str(path.getmtime(vcdpath)) backup = vcdpath + '.' + str(path.getmtime(vcdpath))
shutil.copyfile(vcdpath, backup) shutil.copyfile(vcdpath, backup)