FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Finished documentation

Browse Source
This commit is contained in:
Patrick Egan 2016-03-25 16:38:56 -04:00
parent 68f86002cd
commit 06845b8f90
1 changed files with 4 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
myhdl/conversion/_VHDLNameValidation.py
View File

@ -1,13 +1,11 @@
import warnings
from myhdl import ToVHDLWarning
#Save all words which would generate errors in VHDL here
#TODO: Make appropriate calls to raise warnings in _toVHDL.py
#A list of all reserved words within VHDL which should not be used for
#anything other than their own specific purpose
class _nameCheck():
'Saves all reserved words in VHDL and variable names used in a MyHDL circuit to check for any name collisions'
#A list of all reserved words within VHDL which should not be used for
#anything other than their own specific purpose
_vhdl_keywords = ["abs", "access", "after", "alias", "all",
"and", "architecture", "array", "assert",
"attribute", "begin", "block", "body", "buffer",