FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

unnecessary import

Browse Source
This commit is contained in:
jand 2003-07-24 07:27:24 +00:00
parent 1e249181b0
commit 06db199fde
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
myhdl/_Cosimulation.py
View File

@ -29,7 +29,6 @@ import os
import exceptions import exceptions
from myhdl._intbv import intbv from myhdl._intbv import intbv
from myhdl._Signal import Signal
from myhdl import _simulator from myhdl import _simulator
_MAXLINE = 4096 _MAXLINE = 4096