FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

a test for the fix

Browse Source
This commit is contained in:
Jan Decaluwe 2015-05-23 22:15:08 +02:00
parent ea48e0f049
commit 082847ee3a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/test/conversion/general/test_ShadowSignal.py
View File

@ -67,7 +67,7 @@ def bench_ConcatSignalWithConsts():
d = Signal(intbv(0)[4:])
c1 = "10"
c2 = intbv(53)[3:]
c2 = intbv(3)[3:]
c3 = '0'
c4 = bool(1)