FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

proof

Browse Source
This commit is contained in:
jand 2003-03-07 17:04:56 +00:00
parent 9734e4ded7
commit 0ada40a47f
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
doc/informal.tex
View File

@ -643,9 +643,9 @@ TX: 0
\end{verbatim}
It is more likely that we want to characterize this on a byte by byte
basis, and align the two generators before transmitting each byte. In
\myhdl{}, this can be done with the \function{join} function. By
It is more likely that we want to characterize the designs on a byte
by byte basis, and align the two generators before transmitting each
byte. In \myhdl{}, this is done with the \function{join} function. By
joining clauses together in a \code{yield} statement, we create a new
clause that triggers only when all of its argument clauses have
triggered. For example, we can adapt the test bench as follows: