FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Removed redundant print statement in VHDL conversion.

Browse Source
This commit is contained in:
Henry Gomersall 2016-05-27 12:52:43 +01:00
parent 8d386aac23
commit 0b87349dc0
No known key found for this signature in database
GPG Key ID: 67F4313D73CED5A6
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
myhdl/conversion/_toVHDL.py
View File

@ -1431,7 +1431,6 @@ class _ConvertVisitor(ast.NodeVisitor, _ConversionMixin):
a = node.args[argnr]
argnr += 1
to_string = "to_string"
print(s)
if s.conv is int:
a.vhd = vhd_int()
else: