FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

add .so to gitignore

Browse Source
This commit is contained in:
Keerthan Jaic 2015-04-23 10:55:50 -04:00
parent 0c30e0c830
commit 115b9c8184
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.gitignore vendored
View File

@ -14,6 +14,7 @@ dist/
# Cosim
*.o
*.vpi
*.so
# Simulator generated files
*.vcd