FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

convert constant as argument to int call to int

Browse Source
This commit is contained in:
jand 2008-01-09 16:29:51 +00:00
parent c87f6f65f3
commit 12e78c5426
2 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
myhdl/conversion/_toVHDL.py
View File

@ -812,6 +812,9 @@ class _ConvertVisitor(_ConversionMixin):
return
elif f in (int, long):
opening, closing = '', ''
# convert number argument to integer
if isinstance(node.args[0], astNode.Const):
node.args[0].value = int(node.args[0].value)
elif f is intbv:
pre, post = "", ""
arg = node.args[0]

3
myhdl/conversion/_toVerilog.py
View File

@ -568,6 +568,9 @@ class _ConvertVisitor(_ConversionMixin):
return
elif f in (int, long):
opening, closing = '', ''
# convert number argument to integer
if isinstance(node.args[0], astNode.Const):
node.args[0].value = int(node.args[0].value)
elif f is intbv:
self.visit(node.args[0])
return