FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

temporary fix to prevent failing method conversion test.

Browse Source 
--HG--
branch : mep107
This commit is contained in:
Keerthan Jaic 2013-07-12 09:37:55 -04:00
parent fd6fa4912c
commit 154aa8103f
1 changed files with 10 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
myhdl/_extractHierarchy.py
View File

@ -318,16 +318,17 @@ class _HierExtr(object):
cellvars = []
cellvars.extend(frame.f_code.co_cellvars)
local_gens = []
#All nested functions will be in co_consts
consts = func.func_code.co_consts
for item in _flatten(arg):
genfunc = _genfunc(item)
if genfunc.func_code in consts:
local_gens.append(item)
if local_gens:
objlist = _resolveRefs(symdict, local_gens)
cellvars.extend(objlist)
if func:
local_gens = []
consts = func.func_code.co_consts
for item in _flatten(arg):
genfunc = _genfunc(item)
if genfunc.func_code in consts:
local_gens.append(item)
if local_gens:
objlist = _resolveRefs(symdict, local_gens)
cellvars.extend(objlist)
#for dict in (frame.f_globals, frame.f_locals):
for n, v in symdict.items():
# extract signals and memories