FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

added

Browse Source
This commit is contained in:
jand 2003-10-30 17:51:54 +00:00
parent d5830ebbc1
commit 15940462c5
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
myhdl/test/toVerilog/Makefile Normal file
View File

@ -0,0 +1,5 @@
all:
python test_all.py
clean:
-rm *.o *.v