FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

different mapping

Browse Source
This commit is contained in:
Jan Decaluwe 2009-06-22 22:52:48 +02:00
parent a359a502a0
commit 18da9ea14e
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
myhdl/test/conversion/general/test_ShadowSignal.py
View File

@ -116,7 +116,7 @@ def bench_permute(conv=False):
x = Signal(intbv(0)[3:])
a = Signal(intbv(0)[3:])
mapping = (1, 2, 0)
mapping = (0, 2, 1)
if conv:
dut = conv(permute, x, a, mapping)
@ -129,9 +129,9 @@ def bench_permute(conv=False):
a.next = i
yield delay(10)
print x, a
assert x[2] == a[1]
assert x[2] == a[0]
assert x[1] == a[2]
assert x[0] == a[0]
assert x[0] == a[1]
raise StopSimulation()
return dut, stimulus