FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Suspended runs

Browse Source
This commit is contained in:
jand 2003-05-09 21:11:19 +00:00
parent 5627e09fb2
commit 1a85bc7b2a
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
myhdl/Cosimulation.py
View File

@ -81,7 +81,7 @@ class Cosimulation(object):
self._toSigs = toSigs = []
self._hasChange = 0
self._isActive = 0
self._getMode = 1
child_pid = self._child_pid = os.fork()
@ -138,6 +138,8 @@ class Cosimulation(object):
raise Error, "Unexpected cosim input"
def _get(self):
if not self._getMode:
return
s = os.read(self._rt, _MAXLINE)
if not s:
raise SimulationEndError
@ -150,6 +152,7 @@ class Cosimulation(object):
next = intbv(None)
if s.val != next:
s.next = next
self._getMode = 0
def _put(self, time):
buf = repr(time)
@ -161,6 +164,7 @@ class Cosimulation(object):
buf += " "
buf += hex(s)[2:]
os.write(self._wf, buf)
self._getMode = 1
def _waiter(self):
sigs = tuple(self._fromSigs)