FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

remove

Browse Source
This commit is contained in:
jand 2006-02-21 09:25:43 +00:00
parent 47da8e35c5
commit 1bae62b6b0
1 changed files with 0 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
example/cookbook/stopwatch/test.py
View File

@ -1,7 +0,0 @@
def test_h():
h = 0
assert h == 1
g = 0
def test_g():
assert g == 1