FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

filling

Browse Source
This commit is contained in:
jand 2003-01-31 16:32:07 +00:00
parent 80d0be3048
commit 22f649a0a0
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
myhdl/Signal_spec.txt
View File

@ -58,9 +58,9 @@ In the following, a "sig" denotes an instance of the Signal class.
assigned to sig.next is compatible with the type of the initial
value. "Compatible" means that the type should either be a subtype
of the initial type, or that the types have been designed to work
transparently together by other means. In particular, int
(and long) and intbv are not subtypes of each other, but they are
designed to work together.
transparently together by other means. In particular, int (and long)
and intbv are not subtypes of each other, but they are designed to
work together.
* A sig should have a number of private list attributes that can hold
generators that are waiting for a particular change on the sig's value: