FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

fix for reset=None

Browse Source
This commit is contained in:
Jan Decaluwe 2013-05-16 16:20:52 +02:00
parent 41ee7bb219
commit 2b613d6d77
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
myhdl/_always_seq.py
View File

@ -169,14 +169,13 @@ class _AlwaysSeq(_Instantiator):
def genfunc_no_reset(self): def genfunc_no_reset(self):
senslist = self.senslist senslist = self.senslist
assert len(senslist) == 1 assert len(senslist) == 1
senslist = senslist[0]
func = self.func func = self.func
while 1: while 1:
yield senslist yield senslist
func() func()
# similar to always_comb, calls for refactoring # similar to always_comb, calls for refactoring
# note: make a difference between augmented assign and inout signals # note: make a difference between augmented assign and inout signals