FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

Removed erroneous and superfluous pring statement from the last commit, used during debugging.

Browse Source
This commit is contained in:
Henry Gomersall 2016-05-05 14:35:40 +01:00
parent 94dc89df67
commit 2bdd94c90a
No known key found for this signature in database
GPG Key ID: 67F4313D73CED5A6
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
myhdl/test/conversion/general/test_initial_values.py
View File

@ -162,7 +162,6 @@ def initial_value_list_bench(initial_vals, change_input_signal):
output_writer = canonical_list_writer(output_signal_list, clk)
print output_writer.verilog_code
return clkgen, output_driver, drive_and_check, output_writer
def runner(initial_val, change_input_signal=False):