FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

trace print bugs

Browse Source
This commit is contained in:
jand 2003-08-28 19:04:39 +00:00
parent 98f4a42759
commit 31c8cbc580
2 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
myhdl/_Signal.py
View File

@ -101,6 +101,10 @@ class Signal(object):
self._max = val._max
self._nrbits = val._len
self._setNextVal = self._setNextIntbv
if self._nrbits:
self._printVcd = self._printVcdVec
else:
self._printVcd = self._printVcdHex
elif val is None:
self._type = None
self._setNextVal = self._setNext

2
myhdl/_traceSignals.py
View File

@ -266,7 +266,7 @@ def _writeVcdSigs(f, instances):
if w == 1:
print >> f, "$var reg 1 %s %s $end" % (s._code, n)
else:
print >> f, "$var reg %s %s %s $end" % (w, s.code, n)
print >> f, "$var reg %s %s %s $end" % (w, s._code, n)
else:
print >> f, "$var real 1 %s %s $end" % (s._code, n)
for i in range(curlevel):