FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

merged always_seq

Browse Source 
--HG--
branch : mep107
This commit is contained in:
Christopher Felton 2013-07-12 08:42:10 -05:00
commit 3412ad6bc4
3 changed files with 25 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
myhdl/_always_seq.py
View File

@ -32,6 +32,7 @@ from myhdl._delay import delay
from myhdl._Signal import _Signal, _WaiterList,_isListOfSigs from myhdl._Signal import _Signal, _WaiterList,_isListOfSigs
from myhdl._Waiter import _Waiter, _EdgeWaiter, _EdgeTupleWaiter from myhdl._Waiter import _Waiter, _EdgeWaiter, _EdgeTupleWaiter
from myhdl._instance import _Instantiator from myhdl._instance import _Instantiator
from myhdl._resolverefs import _AttrRefTransformer
# evacuate this later # evacuate this later
AlwaysSeqError = AlwaysError AlwaysSeqError = AlwaysError
@ -125,7 +126,9 @@ class _AlwaysSeq(_Instantiator):
s = _dedent(s) s = _dedent(s)
tree = ast.parse(s) tree = ast.parse(s)
# print ast.dump(tree) # print ast.dump(tree)
v = _SigNameVisitor(symdict) v = _AttrRefTransformer(self)
v.visit(tree)
v = _SigNameVisitor(self.symdict)
v.visit(tree) v.visit(tree)
sigregs = self.sigregs = [] sigregs = self.sigregs = []
varregs = self.varregs = [] varregs = self.varregs = []

3
myhdl/_extractHierarchy.py
View File

@ -318,8 +318,9 @@ class _HierExtr(object):
cellvars = [] cellvars = []
cellvars.extend(frame.f_code.co_cellvars) cellvars.extend(frame.f_code.co_cellvars)
local_gens = []
#All nested functions will be in co_consts #All nested functions will be in co_consts
if func:
local_gens = []
consts = func.func_code.co_consts consts = func.func_code.co_consts
for item in _flatten(arg): for item in _flatten(arg):
genfunc = _genfunc(item) genfunc = _genfunc(item)