FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Fixed issue #8

Browse Source
This commit is contained in:
Jan Decaluwe 2014-08-11 21:08:54 +02:00
parent 76896d377b
commit 347c20c3fa
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/test/core/test_Cosimulation.py
View File

@ -245,7 +245,7 @@ class CosimulationTest(TestCase):
cosim._getMode = 1
cosim._get()
for n in toSignames:
self.assertEqual(toSigs[n].next, None)
self.assertEqual(toSigs[n].next, 0)
def cosimToSignalVals(self):