FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

wording

Browse Source
This commit is contained in:
jand 2003-08-27 15:41:10 +00:00
parent 2416f296b6
commit 36ccc5ba7a
1 changed files with 13 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
doc/manual/informal.tex
View File

@ -44,15 +44,18 @@ export a lot of symbols. One may argue that
Next, we define a generator function called Next, we define a generator function called
\code{sayHello}. This is a generator function (as opposed to \code{sayHello}. This is a generator function (as opposed to
a classic Python function) because it contains a \keyword{yield} a classic Python function) because it contains a \keyword{yield}
statement (instead of \keyword{return} statement). In \myhdl{}, a statement (instead of \keyword{return} statement).
\keyword{yield} statement has a similar purpose as a \keyword{wait} When called, a generator function returns a \dfn{generator},
statement in VHDL: the statement suspends execution of the function, which is the basic simulation object in \myhdl{}.
and its clauses specify the conditions on which the generator should
wait before resuming. In this case, it should The \keyword{yield} statement in \myhdl{} has a similar meaning as
the \keyword{wait} statement in VHDL: the statement suspends execution
of a generator, and its clauses specify the conditions on which the
generator should wait before resuming. In this case, it should
\index{wait!for a delay}% \index{wait!for a delay}%
wait for a delay. wait for a delay.
To make sure that the generator runs ``forever'', we wrap its behavior To make sure that a generator runs ``forever'', we wrap its behavior
in a \code{while 1} loop. This is a standard Python idiom, and it is in a \code{while 1} loop. This is a standard Python idiom, and it is
the \myhdl\ equivalent of the implicit looping behavior of a the \myhdl\ equivalent of the implicit looping behavior of a
\index{Verilog!always block}% \index{Verilog!always block}%
@ -60,9 +63,8 @@ Verilog \keyword{always} block
\index{VHDL!process}% \index{VHDL!process}%
and a VHDL \keyword{process}. and a VHDL \keyword{process}.
In \myhdl{}, the basic simulation objects are generators. Generators In the example, variable
are created by calling generator functions. For example, variable \code{gen} refers to a generator. To simulate it, we pass
\code{gen} refers to a generator. To simulate this generator, we pass
it as an argument to a \class{Simulation} object constructor. We then it as an argument to a \class{Simulation} object constructor. We then
run the simulation for the desired amount of time. In \myhdl{}, time run the simulation for the desired amount of time. In \myhdl{}, time
is modeled as a natural integer. is modeled as a natural integer.
@ -224,7 +226,7 @@ StopSimulation: Simulated for duration 50
\begin{notice}[warning] \begin{notice}[warning]
Some commonly used terminology has different meanings Some commonly used terminology has different meanings
in Python and hardware design. Rather than artificially in Python versus hardware design. Rather than artificially
changing terminology, I think it's best to keep it changing terminology, I think it's best to keep it
and explicitly describing the differences. and explicitly describing the differences.