FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

better actives handling

Browse Source
This commit is contained in:
jand 2003-05-27 09:22:11 +00:00
parent f7e11430fc
commit 3ed3df8214
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cosimulation/test/test_inc.py
View File

@ -24,7 +24,7 @@ class TestInc(TestCase):
reset.next = ACTIVE_LOW
yield negedge(clock)
reset.next = INACTIVE_HIGH
for i in range(10000):
for i in range(200000):
enable.next = min(1, randrange(5))
yield negedge(clock)
raise StopSimulation
@ -60,7 +60,7 @@ class TestInc(TestCase):
sim = self.bench()
sim.run(quiet=1)
def test2(self):
def ntest2(self):
""" Check increment operation with suspended simulation runs """
sim = self.bench()
while sim.run(duration=randrange(1, 6), quiet=1):