FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2024-12-14 07:44:38 +08:00
Code Issues Projects Releases Wiki Activity

fixed typo in constant test

Browse Source
This commit is contained in:
Chris Felton 2015-03-18 11:00:40 -05:00
parent 6428addb73
commit 3ef676ac68
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/test/conversion/general/test_interfaces3.py
View File

@ -182,7 +182,7 @@ def test_three_analyze():
x = Signal(intbv(3, min=-5000, max=5000)) x = Signal(intbv(3, min=-5000, max=5000))
y = Signal(intbv(4, min=-200, max=200)) y = Signal(intbv(4, min=-200, max=200))
intf = IntfWithConstant2() intf = IntfWithConstant2()
analyze(m_top_const, clock, reset, x, y, const) analyze(m_top_const, clock, reset, x, y, intf)
def test_three_verify(): def test_three_verify():
assert verify(c_testbench_three) == 0 assert verify(c_testbench_three) == 0