mirror of
https://github.com/myhdl/myhdl.git
synced 2024-12-14 07:44:38 +08:00
proof read
This commit is contained in:
parent
f49b887b85
commit
40df036a99
@ -681,3 +681,48 @@ TX: 0
|
||||
RX: 0
|
||||
|
||||
\end{verbatim}
|
||||
|
||||
\section{\myhdl\ and Python}
|
||||
|
||||
To conclude this introductory chapter, it is useful to stress that
|
||||
\myhdl\ is not a language. The language is Python, and \myhdl\ is
|
||||
implemented as a Python package called \code{myhdl}. Moreover, it has
|
||||
been a design goal to keep the \code{myhdl} package as minimalistic as
|
||||
possible, so that \myhdl\ descriptions are very much ``pure Python''.
|
||||
|
||||
To have Python as the underlying language is significant in several
|
||||
ways:
|
||||
|
||||
\begin{itemize}
|
||||
|
||||
\item Python is a very powerful high level language.
|
||||
|
||||
|
||||
problems Even
|
||||
experienced Pythoneers are often surprized by an elegant Python
|
||||
solution to a complex problem.
|
||||
|
||||
\item Python is continuously improved by some very clever
|
||||
software designers, supported by a large and fast growing user
|
||||
base. Python profits fully from the open source development model.
|
||||
|
||||
\item Python comes with an extensive standard library.
|
||||
|
||||
|
||||
For example,
|
||||
\myhdl\ users may
|
||||
For example, \myhdl\ users that need string handling, regular
|
||||
expressions, random number generation, unitor operating system
|
||||
interfacing, can directly get it by importing a standard module. In
|
||||
addition,
|
||||
|
||||
|
||||
|
||||
|
||||
\end{itemize}
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
|
@ -2,11 +2,9 @@
|
||||
|
||||
\section{RTL modeling}
|
||||
The present section describes how \myhdl\ supports RTL style modeling
|
||||
as is typically used for synthesizable models in Verilog or VHDL.
|
||||
|
||||
In this domain, \myhdl\ doesn't offer advantages compared to
|
||||
other solutions. However, as this modeling style is well-known,
|
||||
this section may be useful for illustrative purposes.
|
||||
as is typically used for synthesizable models in Verilog or VHDL. This
|
||||
section is included mainly for illustrative purposes, as this modeling
|
||||
style is well known and understood.
|
||||
|
||||
\subsection{Combinatorial logic}
|
||||
|
||||
@ -199,4 +197,4 @@ StopSimulation
|
||||
|
||||
\section{High level modeling}
|
||||
|
||||
test
|
||||
\emph{Empty}
|
||||
|
@ -1,4 +1,4 @@
|
||||
\chapter{Reference manual}
|
||||
\chapter{Reference}
|
||||
|
||||
|
||||
\myhdl\ is implemented as a Python package called \code{myhdl}. This
|
||||
|
Loading…
x
Reference in New Issue
Block a user