FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

prevent adding intbv to senslist of always_comb

Browse Source 
Since the merging of always_comb and always_seq NodeVisitors in #113,
intbvs are also added to the inputs by SigNameVisitor(in addition to
sigs and listofsigs). Since always_comb assumed that only sigs and
listofsigs are present in inputs, it wrongly addded intbvs to the
sensitivity list.
This commit is contained in:
Keerthan Jaic 2015-07-28 01:57:33 -04:00
parent a1ba159a16
commit 443024ff29
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
myhdl/_always_comb.py
View File

@ -126,7 +126,7 @@ class _AlwaysComb(_Always):
s = self.symdict[n] s = self.symdict[n]
if isinstance(s, _Signal): if isinstance(s, _Signal):
senslist.append(s) senslist.append(s)
else: # list of sigs elif _isListOfSigs(s):
senslist.extend(s) senslist.extend(s)
self.senslist = tuple(senslist) self.senslist = tuple(senslist)
if len(self.senslist) == 0: if len(self.senslist) == 0: