FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

hide names

Browse Source
This commit is contained in:
jand 2003-07-21 09:48:53 +00:00
parent 38ae5e3256
commit 4497f0f32c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
myhdl/always_comb.py
View File

@ -77,7 +77,7 @@ def always_comb(func):
INPUT, OUTPUT, INOUT = range(3)
class SigNameVisitor(object):
class _SigNameVisitor(object):
def __init__(self, sigdict):
self.inputs = []
self.outputs = []
@ -136,7 +136,7 @@ class _AlwaysComb(object):
s = inspect.getsource(func)
s = s.lstrip()
tree = compiler.parse(s)
v = SigNameVisitor(sigdict)
v = _SigNameVisitor(sigdict)
compiler.walk(tree, v)
v.inputs.sort()
v.outputs.sort()