FPGA/myhdl
1
0
Fork 0
mirror of https://github.com/myhdl/myhdl.git synced 2025-01-24 21:52:56 +08:00
Code Issues Projects Releases Wiki Activity

Added gitignore here also

Browse Source
This commit is contained in:
Jan Decaluwe 2015-03-02 18:12:37 +01:00
parent d2ba09a6f2
commit 48490359d0
1 changed files with 29 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
.gitignore vendored Normal file
View File

@ -0,0 +1,29 @@
# General
*~
*.swp
*.out
build/
# Python
*.py[cod]
__pycache__/
*egg-info/
dist/
# Cosim
*.o
*.vpi
# Simulator generated files
*.vcd
modelsim.ini
transcript
*.log
work/
work_vlog/
work_vcom/
*.wlf
# Test artifacts
myhdl/**/*.v
myhdl/**/*.vhd